
Batuhan Sesli
Chair of Computer Science 12 (Hardware/Software Co-Design)
Research associates
Address
Contact
Curriculum Vitæ
since July 2024
Researcher at the Department of Computer Science 12 (Hardware-Software-Co-Design), Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany
2022 – 2024
M. Sc in Information and Communication Technology , Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany Area : Embedded Systems
2016 – 2021
B. Sc. in Electrical & Electronics Engineering Istanbul Ozyegin University – Türkiye Minor: Computer Science Area of Specialization: Embedded Systems
Teaching
WS 2024/2025 , WS 2025/2026
SS 2025
Research Projects
- DI-EDAI : Open-Source Design Tools for the Co-Development of AI Algorithms and AI Chips
Research Interests
- Acceleration techniques for machine learning workloads through the design of RISC-V ISA extensions and specialized hardware accelerators.
- Efficient deployment techniques for TinyML applications on low-power and limited-resource devices
- Co-design and co-exploration of AI algorithms and hardware
Supervised Work
- Compressing Deep Neural Networks Using Trainable Activation Functions (MT)
- Machine-learning-based Digital Signal Processing on RISC-V Processors (IASTE Internship)
We frequently look for talented and committed students to work together on theses and projects. If you have experience in hardware and software design, take a look at our current openings and feel free to get in touch.
Publications
2026
- , , , , , , , , , , , , , , , , , , , , , , , , , , , , :
Multi-Partner Project: A Holistic and Open-Source Approach to Efficient, Secure and Reliable AI Hardware Deployment in DI-EDAI
Design, Automation and Test in Europe Conference (Verona, 20. April 2026 – 22. April 2026)
In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE) 2026
BibTeX: Download
2025
- , , , :
Design of Machine Learning Accelerators as RISC-V Extensions using an Open Source Tool Flow
International Conference on Computer Aided Design (ICCAD) (Munich, 26. October 2025 – 30. October 2025)
In: IEEE (ed.): Proceedings of the International Conference on Computer Aided Design (ICCAD) 2025
DOI: 10.1109/ICCAD66269.2025.11240834
URL: https://ieeexplore.ieee.org/document/11240834
BibTeX: Download - , , , , , , , , , , , , , , , , , , , , , , , , , , :
Special Session – Hardware-Software Co-Design for Machine Learning Systems Made Open-Source
International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (Taipei, 28. September 2025 – 3. October 2025)
In: ACM (ed.): Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) 2025
DOI: 10.1145/3742873.3756928
URL: https://dl.acm.org/doi/10.1145/3742873.3756928
BibTeX: Download
2024
- , , , :
Accelerating DNNs using Weight Clustering on RISC-V Custom Functional Units
Conference on Design, Automation and Test in Europe (DATE) (Valencia, 25. March 2024 – 27. March 2024)
In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE) 2024
BibTeX: Download