2016

25 to 28 of 28

01FEB 2016
News
01.02.2016: Dagstuhl Seminar 16052 “Dark Silicon: From Embedded to HPC Systems”
January 31-February 3, 2016, Dagstuhl: Prof. Dr. Gerndt (TUM), Sri Parameswaran (UNSW – Sydney, AU), Barry L. Rountree (LLNL – Livermore, US) and Prof. Dr.-Ing. Glaß (FAU) organizied and coordinated the Dagstuhl Seminar 16052 on “Dark Silicon: From Embedded to HPC Systems”. http://www.dagstuhl.de/de/programm/kalender/semhp/?semnr=16052
Read more about 01.02.2016: Dagstuhl Seminar 16052 “Dark Silicon: From Embedded to HPC Systems”
29JAN 2016
News
29.01.2016: Talk “Elastic Computing – Towards a New Paradigm for Distributed Systems”
This talk, which is based on our newest findings and experiences from research and industrial projects, I will address one of the most relevant challenges for a decade to come: How to integrate the Internet of Things with software, people, and processes, considering modern Cloud Computing and Elasticity principles. Elasticity is seen as one of […]
Read more about 29.01.2016: Talk “Elastic Computing – Towards a New Paradigm for Distributed Systems”
19JAN 2016
News
19.01.2016: Invited keynote talk “Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits”
Prof. Dr.-Ing. Jürgen Teich presented his invited keynote talk “Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits” at IMPACT 2016 in Prag, Czech Republic. With the advent of heterogeneous many-core systems including GPUs and coupled with CPUs and coarse-grain accelerator processor arrays, massively parallel computing on-a-chip is becoming more and […]Prof. Dr.-Ing. Jürgen Teich presented his invited keynote talk “Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits” at IMPACT 2016 in Prag, Czech Republic. With the advent of heterogeneous many-core systems including GPUs and coupled with CPUs and coarse-grain accelerator processor arrays, massively parallel computing on-a-chip is becoming more and […]
Read more about 19.01.2016: Invited keynote talk “Symbolic Loop Parallelization for Adaptive Multi-Core Systems – Recent Advances and Benefits”
18JAN 2016
News
18.1.2016: Invited keynote talk “The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing”
Prof. Dr.-Ing. Jürgen Teich had the invited keynote talk “The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing” at the RAPIDO 2016 Workshop in Prag, Czech Republic. Resource sharing and interferences of multiple threads of one, but even worse between multiple application programs running concurrently on a Multi-Processor System-on-a-Chip […]
Read more about 18.1.2016: Invited keynote talk “The Role of Restriction and Isolation for Increasing the Predictability of MPSoC Stream Processing”